<?xml version="1.0" encoding="UTF-8"?>
<record
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.loc.gov/MARC21/slim http://www.loc.gov/standards/marcxml/schema/MARC21slim.xsd"
    xmlns="http://www.loc.gov/MARC21/slim">

  <leader>00734cam a22002174a 4500</leader>
  <datafield tag="999" ind1=" " ind2=" ">
    <subfield code="c">2794</subfield>
    <subfield code="d">2794</subfield>
  </datafield>
  <controlfield tag="008">020529s2003    njua     b    001 0 eng  </controlfield>
  <datafield tag="020" ind1=" " ind2=" ">
    <subfield code="a">0130891614</subfield>
  </datafield>
  <datafield tag="042" ind1=" " ind2=" ">
    <subfield code="a">pcc</subfield>
  </datafield>
  <datafield tag="082" ind1="0" ind2="0">
    <subfield code="a">621.395</subfield>
    <subfield code="2">21</subfield>
    <subfield code="b">C572</subfield>
  </datafield>
  <datafield tag="100" ind1="1" ind2=" ">
    <subfield code="a">Ciletti, Michael D.</subfield>
  </datafield>
  <datafield tag="245" ind1="1" ind2="0">
    <subfield code="a">Advanced digital design with the Verilog HDL /</subfield>
  </datafield>
  <datafield tag="250" ind1=" " ind2=" ">
    <subfield code="a">1st ed.</subfield>
  </datafield>
  <datafield tag="260" ind1=" " ind2=" ">
    <subfield code="a">Upper Saddle River, NJ :</subfield>
    <subfield code="b">Prentice Hall,</subfield>
    <subfield code="c">2003.</subfield>
  </datafield>
  <datafield tag="300" ind1=" " ind2=" ">
    <subfield code="a">xxi, 982 p. :</subfield>
    <subfield code="b">ill. ;</subfield>
    <subfield code="c">24 cm.</subfield>
  </datafield>
  <datafield tag="440" ind1=" " ind2="0">
    <subfield code="a">Prentice Hall Xilinx design series</subfield>
  </datafield>
  <datafield tag="504" ind1=" " ind2=" ">
    <subfield code="a">Includes bibliographical references and index.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Digital electronics.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Logic circuits</subfield>
    <subfield code="x">Computer-aided design.</subfield>
  </datafield>
  <datafield tag="650" ind1=" " ind2="0">
    <subfield code="a">Verilog (Computer hardware description language)</subfield>
  </datafield>
  <datafield tag="942" ind1=" " ind2=" ">
    <subfield code="c">BK</subfield>
  </datafield>
  <datafield tag="952" ind1=" " ind2=" ">
    <subfield code="0">0</subfield>
    <subfield code="1">0</subfield>
    <subfield code="2">ddc</subfield>
    <subfield code="4">0</subfield>
    <subfield code="6">621_395000000000000_C572</subfield>
    <subfield code="7">0</subfield>
    <subfield code="9">7581</subfield>
    <subfield code="a">CL</subfield>
    <subfield code="b">CL</subfield>
    <subfield code="d">2010-03-18</subfield>
    <subfield code="e">B. Bross &amp; Co.</subfield>
    <subfield code="o">621.395 C572</subfield>
    <subfield code="p">10994</subfield>
    <subfield code="r">2020-03-17</subfield>
    <subfield code="v">495.00</subfield>
    <subfield code="y">BK</subfield>
  </datafield>
</record>
